{"id":"ref_af34239316b5c9da2d720c57541676ed","kind":"device","model":"Hi10 Max","source":{"path":"Tablet/Chuwi/Hi10/Hi10 Max/C3262402D049","sha256":"7af54c987160598b98610176386570d728da9e12639f7f64884a9c842f15b42d","revision":"57b21bc6fdd863380e99c228c22aafcd1509528c","repository":"https://github.com/linuxhw/DMI"},"topology":[],"categoryId":"hardware/systems/tablet","components":[],"identifiers":[],"manufacturer":"CHUWI Innovation And Technology(ShenZhen)co.,Ltd","observations":[{"id":"dmi_248da310a5a5ff810969fd12f818aee6","parts":[{"id":"dop_1fbd3afbf466f9ccabdb4e09969ae88c","name":"Samsung 3 GB LPDDR5","slot":0,"attributes":{"Rank":"2","Size":"3 GB","Type":"LPDDR5","Speed":"6400 MT/s","Locator":"Controller0-ChannelA","Data Width":"16 bits","Form Factor":"Row Of Chips","Total Width":"16 bits","Type Detail":"Synchronous","Bank Locator":"BANK 0","Manufacturer":"Samsung","Memory Technology":"DRAM","Configured Voltage":"0.5 V","Configured Memory Speed":"4000 MT/s"},"partNumber":null,"referenceId":null,"manufacturer":"Samsung","componentClass":"MEMORY"},{"id":"dop_9d7a16625b3c2b937ab19c19c9bf7f0b","name":"Samsung 3 GB LPDDR5","slot":1,"attributes":{"Rank":"2","Size":"3 GB","Type":"LPDDR5","Speed":"6400 MT/s","Locator":"Controller0-ChannelB","Data Width":"16 bits","Form Factor":"Row Of Chips","Total Width":"16 bits","Type Detail":"Synchronous","Bank Locator":"BANK 1","Manufacturer":"Samsung","Memory Technology":"DRAM","Configured Voltage":"0.5 V","Configured Memory Speed":"4000 MT/s"},"partNumber":null,"referenceId":null,"manufacturer":"Samsung","componentClass":"MEMORY"},{"id":"dop_a1c442115a0b2ffa05f20955134793e1","name":"Samsung 3 GB LPDDR5","slot":2,"attributes":{"Rank":"2","Size":"3 GB","Type":"LPDDR5","Speed":"6400 MT/s","Locator":"Controller0-ChannelC","Data Width":"16 bits","Form Factor":"Row Of Chips","Total Width":"16 bits","Type Detail":"Synchronous","Bank Locator":"BANK 2","Manufacturer":"Samsung","Memory Technology":"DRAM","Configured Voltage":"0.5 V","Configured Memory Speed":"4000 MT/s"},"partNumber":null,"referenceId":null,"manufacturer":"Samsung","componentClass":"MEMORY"},{"id":"dop_6ee03ee548481e2a53128c9865a12ed7","name":"Samsung 3 GB LPDDR5","slot":3,"attributes":{"Rank":"2","Size":"3 GB","Type":"LPDDR5","Speed":"6400 MT/s","Locator":"Controller0-ChannelD","Data Width":"16 bits","Form Factor":"Row Of Chips","Total Width":"16 bits","Type Detail":"Synchronous","Bank Locator":"BANK 3","Manufacturer":"Samsung","Memory Technology":"DRAM","Configured Voltage":"0.5 V","Configured Memory Speed":"4000 MT/s"},"partNumber":null,"referenceId":null,"manufacturer":"Samsung","componentClass":"MEMORY"},{"id":"dop_d74731b453bbfe652124d9bf5a4da272","name":"Intel(R) N100","slot":8,"attributes":{"Type":"Central Processor","Family":"Other","Status":"Populated, Enabled","Version":"Intel(R) N100","Max Speed":"3400 MHz","Core Count":"4","Manufacturer":"Intel(R) Corporation","Thread Count":"4","Current Speed":"2871 MHz","Socket Designation":"U3E1"},"partNumber":null,"referenceId":"ref_26fefb4a4fa3eb0d372f44416ac95922","manufacturer":"Intel(R) Corporation","componentClass":"CPU"}],"source":{"path":"Tablet/Chuwi/Hi10/Hi10 Max/C3262402D049","sha256":"7af54c987160598b98610176386570d728da9e12639f7f64884a9c842f15b42d","revision":"57b21bc6fdd863380e99c228c22aafcd1509528c","repository":"https://github.com/linuxhw/DMI"},"license":"CC-BY-4.0","boardIds":[],"firmware":[{"Vendor":"American Megatrends International, LLC.","Version":"DNP13 V1.03","ROM Size":"0 MB","Release Date":"06/14/2024","BIOS Revision":"1.3","Firmware Revision":"1.3"}],"relation":"reported-installed","systemId":"ref_af34239316b5c9da2d720c57541676ed","memoryArrays":[{"Use":"System Memory","Location":"System Board Or Motherboard","Maximum Capacity":"44 GB","Number Of Devices":"8"}],"verification":"UNVERIFIED"}],"specifications":{"attribution":"Linux Hardware Project and contributors","sourceSystem":{"Manufacturer":"CHUWI Innovation And Technology(ShenZhen)co.,Ltd","Product Name":"Hi10 Max"},"sourceLicense":"CC-BY-4.0","observedPartSearch":["Samsung 3 GB LPDDR5","Samsung","16 bits","3 GB","Row Of Chips","Controller0-ChannelA","BANK 0","LPDDR5","Synchronous","6400 MT/s","2","4000 MT/s","0.5 V","DRAM","Controller0-ChannelB","BANK 1","Controller0-ChannelC","BANK 2","Controller0-ChannelD","BANK 3","Intel(R) N100","Intel(R) Corporation","U3E1","Central Processor","Other","3400 MHz","2871 MHz","Populated, Enabled","4"],"sourceComputerType":"Tablet","observationSemantics":"Reported sample configuration. Not manufacturer validation, not a complete BOM and not universal compatibility."},"commercialStatus":"reference-only","unresolvedRelations":[],"classificationStatus":"source-kind-only"}